Background {#Sec1}
==========

Resistive random access memory (RRAM) has been regarded as a promising nonvolatile data storage solution, as a result of its desirable features, such as low power, high P/E speed, and superior compatibility with CMOS logic process \[[@CR1]--[@CR4]\]. However, there are still many obstacles to be overcome to easily implement RRAM memory arrays in current state-of-the-art CMOS circuits \[[@CR5], [@CR6]\]. One of the key challenges in sizable RRAM array is found in the variation existing between and within cells \[[@CR7]--[@CR10]\]. Many models and simulations have been proposed to describe the stochastic generation/recombination process of oxygen vacancy (Vo-) in transition metal oxide (TMO) film \[[@CR11]--[@CR14]\]. Kim and Brivio proposed random circuit breaker network models to emulate the typical electric characteristics of unipolar and bipolar RRAM, respectively \[[@CR11], [@CR12]\]. However, the resistors in these studies were all set to be constant without considering electron transportation in RRAM film. Besides, because presented models discuss stochastic processes of RRAM from a single device level instead of statistical analysis, the variability of RRAM behavior in an array are not well addressed and discussed in previous work \[[@CR11]--[@CR14]\]. Furthermore, the presence of defects in dielectric film during fabrication has been studied extensively for many years \[[@CR15], [@CR16]\], but its impact to resistive switching characteristics in RRAM still needs to be comprehensively analyzed for the technology to be applied in sizable memory macros. To investigate the effect of intrinsic Vo- distribution on the RRAM characteristics, a resistor network modeled on the trap-assisted tunneling mechanism is built for further statistical analysis of the variation and during operations in this study \[[@CR11]--[@CR14], [@CR17]\]. Besides, stochastic generation process of Vo- is simulated by Monte Carlo method to establish the correlation between the RRAM in its initial states and the following forming characteristics \[[@CR18]--[@CR20]\]. The strong correlation between intrinsic Vo- and forming voltage is established by verifying the simulation result with measured data on contact RRAM arrays \[[@CR21]\]. Finally, different types of conductive filament (CF) generated and resistance state variation after forming operations as a result of the intrinsic Vo- distribution are projected and investigated comprehensively. In addition, a solution for relieving the impact of preforming Vo- on variability is proposed and demonstrated in this study.

Methods {#Sec2}
=======

The measurement data for further statistical analysis on variability are collected from 16 × 16 contact RRAM (CRRAM) arrays which were fabricated by 28-nm CMOS logic processes, where the fabrication process of CRRAM is illustrated in Fig. [1](#Fig1){ref-type="fig"} \[[@CR21]\]. The resistor protection oxide (RPO) layer and interlayer dielectric (ILD) are first deposited after the front-end process is completed with the transistors formed. To construct a functional resistive switching film, proper contact hole sizing, contact size of 30 nm × 30 nm, is performed to prevent shorting the W-plug and the n + diffusion region. Finally, the barrier layer, TiN, and tungsten plug are deposited individually. The cross-sectional TEM image of CRRAM is shown in Fig. [2a](#Fig2){ref-type="fig"}. As revealed in the picture, CRRAM is serially connected with an n-channel select transistor. A 1T1R structure is adopted to ensure proper selection in an array and prevent overshoots. Figure [2b](#Fig2){ref-type="fig"} shows the composition mapping of CRRAM. Its transition metal oxide (TMO) layer, with thickness of 9 nm, composed of TiN/TiON/SiO~2~ stacked is formed between the top tungsten and bottom silicon electrodes. After device fabrication, electrical analysis and physical model building in this study are completed by Aglient 4156C semiconductor parameter analyzer and MATLAB software platform respectively.Fig. 1Process flow of contact RRAM on a 28-nm high-k metal gate CMOS logic process platform. Smaller contact size for CRRAM is designed to control etching thickness to form functional resistive switching layerFig. 2**a** Cross-sectional TEM image of 1T1R CRRAM structure. **b** Composition mapping of CRRAM. The resistive switching film is composed of TiN/TiON/SiO~2~ sandwiched between the top tungsten plug and bottom Si electrode

As reported in a previous study \[[@CR22]\], a wide distribution of initial states is found on CRRAM array. To investigate the origin of initial state variation, thicknesses of TMO layer with different initial resistances are compared in Fig. [3](#Fig3){ref-type="fig"} first. Data suggests no significant thickness difference between the two cells with large difference in initial resistance levels. Many studies have been reported that Vo- are generated in dielectric or RRAM film during fabrication \[[@CR23]--[@CR26]\], which implies that the difference in number and density of Vo- is expected to be responsible for the initial conductivity variations.Fig. 3Comparison of TMO layer thickness between two CRRAM cells with great initial resistance difference. Both cells are observed with around 9-nm dielectric layer thicknesses

Results and Discussion {#Sec3}
======================

Intrinsic Vacancy Distribution Model {#Sec4}
------------------------------------

To emulate the interactions between intrinsic Vo-, a resistor network model shown in Fig. [4a](#Fig4){ref-type="fig"} is established \[[@CR11]--[@CR14]\]. The resistances in each grid are calculated through a simulation flow outlined in Fig. [4b](#Fig4){ref-type="fig"}, while the corresponding physical parameters used are listed in Table [1](#Tab1){ref-type="table"}. Based on TEM picture of CRRAM, a two-dimensional structure 30-nm width, 10 nm in thickness, is defined for describing the TMO layer, as shown in Fig. [5a](#Fig5){ref-type="fig"}. The resistance of the oxide site, *R*~oxide~, and mesh grid are determined by the material property of anatase-TiO~2~, which has been used as a resistive switching material in many studies \[[@CR27]--[@CR30]\]. Because of its tetragonal structure, the lattice constants of anatase-TiO~2~ vary with crystallographic axis. For the simplicity, mesh grids in our model are all set to be 1 nm by introducing the lattice constant in the c direction of anatase-TiO~2~ \[[@CR31]--[@CR33]\]. Furthermore, resistances for grids are also determined by referring the resistivity of anatase-TiO~2~ \[[@CR34], [@CR35]\]. As shown in Fig. [5a](#Fig5){ref-type="fig"}, randomly distributed Vo- are given inside the 2-D mesh initially. The temperature and electric field dependencies of CRRAM's conduction current are summarized in Fig. [6a](#Fig6){ref-type="fig"}, [b](#Fig6){ref-type="fig"}, respectively. The key characteristics of trap-assisted tunneling (TAT) current are shown by its weak-temperature effect and the linear dependency between ln(J) and 1/E \[[@CR17], [@CR36]\]. Using the TAT conduction model, the potential profile inside the TMO film needs to be calculated first to further obtain each localized Vo- resistance. The distribution of Vo- is expected to dominantly affect conducting current as the tunneling distance varies between oxygen vacancies. The resistance of Vo-, *R*~ij~, is then calculated by Eq. 1, which considers the probabilities of Vo- presence at the site and adopts the TAT model, for computing the tunneling probability between vacancy states.$$\documentclass[12pt]{minimal}
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Each *R*~ij,*N*~ is updated in each iteration until the result converges eventually. As the final *R*~ij~ distribution is obtained, as illustrated in Fig. [5b](#Fig5){ref-type="fig"}, the overall resistance, *R*~ini~, of a fresh cell can also be projected subsequently, as shown in Fig. [5c](#Fig5){ref-type="fig"}. As can be seen in Fig. [5c](#Fig5){ref-type="fig"}, the variation of simulated *R*~ini~ distribution obtained by proposed simulation flow considering stochastic distribution and concentration of intrinsic Vo- agree fair well with the distribution of the *R*~ini~ measured on CRRAM arrays. Therefore, randomly distributed intrinsic Vo- in TMO layers, creating multiple tunneling paths, contribute to the widely spread initial resistance found in preforming CRRAM arrays.

Analysis of Non-uniform Forming Process {#Sec5}
---------------------------------------

After modeling causes attributed to the cell-to-cell variation in the fresh state, forming operation, initializing the resistive switching characteristics, is analyzed. The simulation flow of forming operation under DC sweep mode is shown in Fig. [7](#Fig7){ref-type="fig"} \[[@CR18]--[@CR20]\]. As depicted in Fig. [8a](#Fig8){ref-type="fig"}, a cell is connected to a select transistor in series with a channel resistance of approximately 5 KΩ in linear region and a saturation current of around 80 μA. As a result of the low forming voltage, the conduction and stress mechanisms of dielectric in low electric field regime must be considered. Based on the thermal chemical model proposed in previous studies, accurate prediction of dielectric failure has been demonstrated \[[@CR37]--[@CR40]\]. Theoretical breakdown behavior of TiO~2~ simulated by the thermal chemical model \[[@CR41]\] has shown similar characteristics as that observed in CRRAM. Therefore, the Vo- generation rate is obtained based on the thermal chemical model here \[[@CR42]--[@CR44]\]. As suggested by the thermal chemical model, the grid points beside Vo- are defined as a weak spot in the vicinity surrounding the defects. The presence of Vo- also induces localized enhanced field, shown in Fig. [8b](#Fig8){ref-type="fig"}, and accelerates the generation process of Vo- \[[@CR45]\]. Considering the time to dielectric breakdown process in the thermal chemical model with a field dependency of exp.(−E), the probability of Vo- generation *P*~ij~ is calculated by the following equation \[[@CR42]\].$$\documentclass[12pt]{minimal}
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A critical level, *P*~g~, and a criterion, *P*~ij~ \> *P*~g~, are defined for whether a new Vo- is generated. A ramping process is applied to update new Vo- distribution at each iteration until forming voltage reaches 2.7 V. Finally, with a randomly distributed intrinsic Vo-, the low resistance level *R*~forming~ after forming operation can be obtained. Based on the above model, the simulated *R*~forming~ distribution projected a wide variation, as shown in Fig. [9a](#Fig9){ref-type="fig"}, and the calculated *I-V* characteristics agree well with measured data. Furthermore, the correlation between forming characteristics and initial states is also investigated. Higher concentration and localized distributed Vo- accelerate the forming process. Therefore, positive correlation between forming voltage and *R*~ini~ are found in both simulation results and measured data, as shown in Fig. [9b](#Fig9){ref-type="fig"}.Fig. 9**a** Simulated resistance distribution of forming operation agrees well with measurement result. **b** Positive correlations between initial resistance and forming voltage are found in both measured and simulated data due to more weak points and higher electric field strength produced by preforming. Vo-

Moreover, Vo- generated in forming operation induces conductive path and result in a change of CF in cells, where the evolution of CF during forming process is depicted in Fig. [10](#Fig10){ref-type="fig"}. For cells with high *R*~ini~, there are fewer intrinsic Vo- and less weak spots, as illustrated in Fig. [10a](#Fig10){ref-type="fig"}. After the forming operation, a single conductive path is more likely to occur between the electrodes. However, growth of CF in cells with a lot of intrinsic Vo- shown in Fig. [10b](#Fig10){ref-type="fig"} tends to be more widespread; hence, dendritic CF are generated after forming. The correlation between different CF topographies and the Vo- distribution at its fresh state is also verified by measurement data. Vo- and CF in TMO layer are known to lead to distinctive random telegraph noise (RTN) during electron trapping/de-trapping process \[[@CR46]\]. Resistance fluctuations occur if conductive path is blocked by trapped electrons, and the resistance decreases when electron de-traps. RTN analysis of CRRAM after forming is summarized in Fig. [11](#Fig11){ref-type="fig"}. Regular two-step resistance fluctuation is found in cells with high *R*~ini~, when electron trapping/detrapping takes place in a device with one dominant CF. On the other hand, multiple-level RTN is found in cells with low *R*~ini~ which is expected to obstruct the dendritic CF with more than one pathway. Statistical result of RTN is summarized in Fig. [12](#Fig12){ref-type="fig"}, by analyzing RTN measurement of more than 200 CRRAM cells. Data suggests that cells with high *R*~ini~ tend to exhibit only bi-level RTN, which more likely occurred in devices with one dominant CF \[[@CR46]--[@CR49]\]. The resistance variation after forming operation is arranged in Fig. [13](#Fig13){ref-type="fig"}. Data suggests that higher resistance variation are found in both measurement and simulation result in the cells with low *R*~ini~. As the less-confined CFs push the select transistor entering the saturation region early, a cell might not be properly formed, leading to a wider low-resistance state resistance levels.Fig. 10Progress of CF in cell with **a** high initial resistance and **b** low initial resistance. Higher intrinsic Vo- concentration in the TMO layer results in Vo- randomly generation at weak spots. These Vo- also connect to each other to form dendritic pathsFig. 11The topographies of CF in cell with **a** high initial resistance and **b** low initial resistance are analyzed by its corresponding RTN data. Occurrence of multiple resistance fluctuation in cells with low initial resistance and more intrinsic Vo- verifies the existence of dendritic CFs in TMO layerFig. 12The correlation between the initial resistance level and RTN level on CRAM cells is summarized. Higher probability of bi-level resistance fluctuation is expected to occur for cells with one dominant conductive path, which correlated strongly with cells of high *R*~ini~Fig. 13Analysis of resistance level variation after forming operation is examined through both simulation and measurement. Higher variation induced by dendritic CF generation is found in cells with low initial resistance

To relieve forming variability caused by intrinsic Vo- in the TMO layer, a reset training operation, which sweeps SL to 1.4 V under a fixed WL voltage 2 V, is proposed to be applied blindly on whole memory cells in CRRAM array before forming. This operation is expected to annihilate pre-existing defects existing in cells with low *R*~ini~ and to ensure a better confined CF growth during the subsequent forming process. Due to low applied voltage, there is no change in cells with high *R*~ini~ after the training process. With a blanket reset training operation, the resistance of cells with low *R*~ini~, increases without disturbing the cells with high *R*~ini~, as shown in Fig. [14](#Fig14){ref-type="fig"}. Subsequently, more uniform forming characteristics can be obtained.Fig. 14A blanket reset training operation is proposed to be applied on the CRRAM array. Resistance in cells with low *R*~ini~ is increased by annihilating intrinsic defects, but cells with high *R*~ini~ is not disturbed

Conclusions {#Sec6}
===========

A resistor network model considering the local field effect and trap-assisted tunneling conduction between Vo- has been successfully established. By Monte Carlo simulation, cell variability on its initial resistance as well as forming process is investigated. The variation in the fresh states of CRRAM can be successfully explained by a randomly given distribution of intrinsic Vo-. Projected resistance distribution after forming also agrees well with the measurement result by adopting the thermal chemical model. The growth of CF during forming is discussed and linked with variability observed in this process. Finally, a reset training operation is proposed to further relieve the forming variability caused by intrinsic Vo- in the TMO layer. A strong correlation between initial states and forming characteristics provide guidelines for new adaptive operations for future development of RRAM technologies.
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